**BIRLA INSTITUTE OF SCIENCE AND TECHNOLOGY PILANI, HYDERABAD CAMPUS**

**DIGITAL DESIGN LABORATORY (Session 2021-22)**

**Workbook**

**Experiment -7**

**Full Name of the Student: Shyam N V**

**Complete ID of the student: 2020A7PS2081H**

**Title of Experiment: Exp 7**

**Problem 1:**

**Implement a Full Adder and Majority Circuit in LTSPICE using single 74138 for both circuits**

**(Provide proper snapshots and Show the graphical output)**

**Graphical user interface

Description automatically generated with medium confidenceGraphical user interface

Description automatically generated with medium confidenceSchematic

Description automatically generatedDiagram, schematic

Description automatically generated**

**Problem 2:**

**Implement a Full Adder using 74151 MUX in LTSPICE. Use separate 74151 Mux for Sum and Carry**

**(Provide proper snapshots and show the graphical output) A picture containing diagram

Description automatically generatedA screenshot of a computer

Description automatically generated**